- Home
- Archives
- 2023
- Vol. 3 Issue 4
- Article
Customization of Power Performance in Inter connected MPSOC for NOC
Authors
12Students, Dept. of EEE, Mahabir Engineering College, Haryana, India. 3Asst.Prof, Dept. of EEE, Mahabir Engineering College, Haryana, India.
Article Information
- DOI
- No DOI
- Published In
- Volume 3, Issue 4 (2023)
- Published Online
- July-August 2023
- Pages
- 01-04
- Article Type
- Research Article
- Check for updates
- No DOI available for cross-reference
Abstract
View PDFA change in the framework scope happens on everyday improvements in the innovation, in the comparable way SoC configuration has happened from the development of the ULSI innovation. SoC gives an answer for different difficulties in complex applications by its versatility, plausibility and adaptability. To meet the developing prerequisites of the market, another idea of multi processors on framework on chip advanced. On utilizing such innovation many difficulties were disclosed like the correspondence b/w the parts, the power utilization, the region on chip, productivity and some more. Here we set forth some low-power utilization procedures and execution of the correspondence models that are associated with the plan. Key Word: Interconnections, MpSoc, NoC, Incomplete enactment Method, Soc
Related Articles
Share Article
*Instagram doesn't support direct link sharing from web. Copy the link and share it in your Instagram story or post.