editorinchief@ijrtmr.com +91 9840521421 Scholarly Open Access, Peer-reviewed, Refereed Journal e-ISSN 2583-0368 Since 2021
  1. Home
  2. Archives
  3. 2023
  4. Vol. 3 Issue 4
  5. Article
Research Article

Customization of Power Performance in Inter connected MPSOC for NOC

  • Paper ID 63
  • Volume 3, Issue 4
  • Pages 01-04
  • Published Online: July-August 2023
  • 3 Views
Open Access Peer Reviewed

Authors

  • Mahesh Chaudhary1
  • Ramesh Nath Jha2
  • Bhawna Sharma3

12Students, Dept. of EEE, Mahabir Engineering College, Haryana, India. 3Asst.Prof, Dept. of EEE, Mahabir Engineering College, Haryana, India.

Article Information

DOI
No DOI
Published Online
July-August 2023
Pages
01-04
Article Type
Research Article
Check for updates
No DOI available for cross-reference

Abstract

View PDF

A change in the framework scope happens on everyday improvements in the innovation, in the comparable way SoC configuration has happened from the development of the ULSI innovation. SoC gives an answer for different difficulties in complex applications by its versatility, plausibility and adaptability. To meet the developing prerequisites of the market, another idea of multi processors on framework on chip advanced. On utilizing such innovation many difficulties were disclosed like the correspondence b/w the parts, the power utilization, the region on chip, productivity and some more. Here we set forth some low-power utilization procedures and execution of the correspondence models that are associated with the plan. Key Word: Interconnections, MpSoc, NoC, Incomplete enactment Method, Soc

APC from ₹1200 + 18% GST

Peer-reviewed open access₹1200 Indian (₹1400 with DOI)$80 USD internationalpaid after acceptance Peer-reviewed open access₹1200 Indian$80 USD international ₹1200 Indian · $80 intl

  • CrossRef DOI
  • ISSN 2583-0368
  • Open Access
  • Peer Reviewed
  • Plagiarism Checked
  • Google Scholar
Submit Paper