

Implementation of Low-Power 1-Bit Hybrid Full adder with Reduced Area

G.Arun Kumar¹, J. Lokesh², K. Sudhanshan³

^{1,2,3}Department of Computer Science and Engineering, Jayamukhi Institute of Technological Sciences, Warangal, India.

Article Type: Research

OPEN ACCESS

Article Citation: G.Arun Kumar¹, J. Lokesh², K. Sudhanshan³, Implementation of Low-Power 1-Bit Hybrid Full adder with Reduced Area, International Journal Of Recent Trends In Multidisciplinary Research, April 2021, Vol. 1(02), 11-13.

Received date: September 20, 2021

Accepted date: October 05, 2021

Published date: October 12, 2021


©2021 The Author(s). This is an open access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.
Published by 5th Dimension Research Publication.

Abstract: In this investigation a low power 1-bit hybrid full adder (FA) and 4-digit full snake circuits were arranged with the proposed 1-bit full adder. By utilizing CMOS and Pass transistor reasoning another XNOR reasoning is executed. The voltage degradation issue can be overpowered by using the CMOS weak inverters. By using this power consumption can be improved. By utilizing two transistors, carry logic module is designed. The circuit is worked at 1.8V. The circuit is designed using 125nm advancement and Cadence EDA gadget is used to perform the reenactments. For the proposed plan of full adder the power consumed is of 763.5nW and the delay is 41.03ps.

Index Terms Area, Full adder, Power, Tanner EDA software, XNOR.

1. Introduction

The movements in the VLSI development and the demand for the low power, less delay and growing the operating speed of the device [3]. The main goals in VLSI is minimizing the semiconductor count, increasing the speed and minimizing the power usage. Number shuffling operations (Addition, Duplication, etc) are used in an extensive part of the VLSI applications. In basically everything estimations full snake is used. The adder is a boss among the most fundamental bits of a process or that is included in the building block of Arithmetic reasoning unit [9]. Generally plans of adders are divided into two reasoning styles, static and dynamic reasoning styles [2]. The reasoning style is chosen based on the requirement. Requirement of less power makes the static full adders simple, and reliable. The main problem in static full adders is area required is more when diverged from dynamic full adder [10]. As of now in special full snake, there are some advantages compared to the static reasoning styles, like fast trading speed, full swing at yield, etc. Combination full adders are utilized in the battery-worked minimal devices, for example, mobile telephones, PDA's, and notepads which require in VLSI, and Ultra Colossal Degree Facilitated circuits (ULSI) plans with a superior power postpone angles [8]. It is utilized in the Processor chip like Intel Pentium for CPU part, which comprises of ALU. This is used to do the tasks like derivation, and so on [4]. In this research 1-digit full snake design is proposed using revised carry reasoning module and XNOR module, that consumes very less power than that of the flow circuits. Use of XNOR in the full snake decline the power usage by introducing a weak inverters.






Fig.1 Full Adder circuit using logic gates.

XNOR Module:-

Fig.5 Modified Full Adder




Fig.2 XNOR Module

By using XNOR module the power consumption is also dominated with introducing a Buffer which have small channel width, containing T_1 (Semiconductor 1 PMOS) and T_2 (Semiconductor 2 PMOS). Pad yield is used to outline a controlled inverter using T_3 (Semiconductor 3 PMOS) and T_4 (Transistor 4 NMOS) semiconductor. However T_5 (Semiconductor 5 NMOS) and T_6 (Semiconductor 6 NMOS) structure a level restorer that is at risk for going completely out of the outcome signal [5-6]. XNOR module contains six semiconductors in a manner that, the power is consumed less [7].

1-Bit Full Adder:-

Snake is essential part in PCs. Equivalent augmentation is one of the basic task in PC number rearranging. Generally a 1-bit full adder is an arithmetic operation used for adding (A, B, Cin) three commitments of a full snake. The outcomes are absolute and carry. The current (Fig.2) and proposed full snake (Fig.5) have two blocks. Beginning one is two XNOR modules that will produce the Aggregate and one Convey age module for instance for producing Cout. The existing full snake involves 16 transistors in complete for instance 8-PMOS and 8-NMOS semiconductors. In proposed full adder 1-PMOS and 1-NMOS transistor is removed, resulting the total transistors count to 14. The 4-bit Full Adder is designed using 4 modified 1-bit full adders.

2..Result





TABLE III Parameters of Proposed Full Adder

Transistor count	Area (μm^2)	Power (nW)	Delay (ps)
14	88.31	763.5	41.03

4-Bit Full Adder:-

4 bit Full adder (FA) is an arithmetic (combinational) circuit that can be used to add 3 data pieces to produce sum and carry yields. A, B, C in are inputs. The essential block for arranging the 4-digit full snake (FA) is 1-cycle full adder(FA). The modified 1-bit full adder(FA) block is utilized to execute design. C₃ is the do of the circuit and sum(S₀,S₁,S₂,S₃). The first full adder(FA) Cout is given to these cond full adder (FA) Cin. The second full adder (FA) Cout is given to the third full snake (FA) Cin. The third full adder (FA) Cout is given to the fourth full adder(FA) Cin. Simulation results are performed in tanner tools.



3. Conclusion

A low power and high speed full adder circuit is designed and simulated in 125nm technology, by introducing modified Convey age and XNOR module into the circuit using Tanner EDA gadget. From the repeated yield it has been observed that the area of full adder circuit is reduced by 10% and the power consumed was seen as 763.5 nW which is less than the existing circuits and the delay is 41.03ps.

Reference

1. Inumula Veera Raghava Rao, "Object Tracking and Object Behavior Recognition System in High Dense Crowd Videos for Video Supervision :A Review", *Jour of Advance Research in Dynamical & Control Systems*, Vol.10, 2018.
2. M.Zhang, J.Gu, and C.-H.Chang, "A novel hybrid pass logic with static CMOS output drive full-adder cell," in *Proc. Int. Symp. Circuits Syst*, May 2003, pp.317–320.
3. A.M.Shams, T.K.Darwish, and M.A.Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," *IEEE Trans. Very Large Scale Integr.(VLSI) Syst.*, vol.10, no.1, pp.20–29, Feb.2002.
4. Inumula Veera Raghava Rao, "A novel image recognition method using multiple component resemblances core synthesis and genetic algorithm", *IOP Conf. Series: Journal of Physics: Conf. Series* **1139** (2018) 012069 IOP Publishing.
5. SHARADA M. RANE, SAGAR S. PATHAK, "4-Bit Full Adder Using 1-Bit Hybrid 13 T Adder", *International Research Journal of Engineering and Technology (IRJET)* e-ISSN:2395-0056 Volume:04 Issue:05/May -2017.
7. Ram, Shofia, and Rooha Razmid Ahamed. "Comparison and analysis of combinational circuits using different logic styles", *2013 Fourth International Conference on Computing Communications and Networking Technologies (ICCCNT)*, 2013.